



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Jeffrey S. Mailloux et al.

Title: ASYNCHRONOUSLY-ACCESSIBLE MEMORY DEVICE WITH MODE SELECTION CIRCUITRY FOR BURST OR PIPELINED OPERATION

Docket No.: 303.623US4

Serial No.: 08/984,563

Filed: December 3, 1997

Due Date: February 29, 2000

Examiner: Hong Kim

Group Art Unit: 2751

Assistant Commissioner for Patents
Washington, D.C. 20231

We are transmitting herewith the following attached items (as indicated with an "X"):

- ☒ A return postcard.
- ☒ An Amendment and Response (5 Pages).

Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this Transmittal Letter and the paper, as described above, are being deposited in the United States Postal Service, as first class mail, in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on this 29th day of February, 2000.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: *Daniel J. Polglaze*
Atty: Daniel J. Polglaze
Reg. No. 39,801

Customer Number 21186

(GENERAL)

S/N 08/984,563

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Jeffrey S. Mailloux et al.

Serial No.: 08/984,563

Filed: December 3, 1997

Title: ASYNCHRONOUSLY-ACCESSIBLE MEMORY DEVICE WITH MODE
SELECTION CIRCUITRY FOR BURST OR PIPELINED OPERATION

Examiner: Hong Kim

Group Art Unit: 2751

Docket: 303.623US4

MAR 06 2000

U.S. PATENT & TRADEMARK OFFICE

14/0
SK
3-9-00

AMENDMENT AND RESPONSE

Assistant Commissioner for Patents
Washington, D.C. 20231

Applicant has reviewed the Office Action mailed on November 30, 1999. Please amend
the above-identified patent application as follows.

RECEIVED
MAR -8 2000
TECH CENTER 2700

IN THE CLAIMS

Please amend the claims as follows:

1 60. (Amended) The method of claim 59, and further comprising:
2 switching between [a] the burst mode of operation and [a] the pipelined mode of
3 operation.

1 61. (Amended) The method of claim 59, and further comprising:
2 switching between [a] the read operation and [a] the write operation.

1 65. (Amended) A method of operating a memory circuit, comprising:
2 receiving a mode select signal;
3 receiving an initial external address;
4 selecting a read or a write operation of the memory;
5 cycling a second enabling signal multiply between active and inactive;
6 generating an internal address on a cycle of the second enabling signal based on the initial
7 external address;
8 changing the mode select signal to select a pipeline mode of operation while maintaining
9 [the] a first enabling signal in an active state; and
10 receiving an external address on each cycle of the second enabling signal.